

FIG._1a W_I
SOFTWARE BITMAP




FIG._1b W_D
DISPLAY PIXEL MAP






FIG._2a W_I
SOFTWARE BITMAP



W_D
DISPLAY PIXEL MAP

FIG._2b

**FIG._3**






FIG. 4

**FIG. 5**

**FIG. 6**

+

6 / 12

0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31

FIG._7a

7	15	23	31
6	14	22	30
5	13	21	29
4	12	20	28
3	11	19	27
2	10	18	26
1	9	17	25
0	8	16	24

FIG._7b

0	1	2	3
4	5	6	7
8	9	10	11
12	13	14	15
16	17	18	19
20	21	22	23
24	25	26	27
28	29	30	31

FIG._7d

0	0	1	1	1	0	1	1	1	1	1	1	1	1
0	0	1	1	0	0	0	1	1	0	1	1	1	0
0	0	1	0	1	0	1	1	0	1	1	1	0	1
0	0	1	0	0	0	1	1	0	0	1	1	0	0
0	0	0	1	1	0	1	0	1	1	1	0	1	1
0	0	0	1	0	0	1	0	1	0	1	1	0	0
0	0	0	0	1	0	1	0	0	1	1	0	0	1
0	0	0	0	0	0	1	0	0	0	1	1	0	0

FIG._7c

LOGICAL ADDRESS	PHYSICAL ADDRESS	LOGICAL ADDRESS	PHYSICAL ADDRESS
0	0 0 1 1 1	16	0 0 0 1 1
1	0 1 1 1 1	17	0 1 0 1 1
2	1 0 1 1 1	18	1 0 0 1 1
3	1 1 1 1 1	19	1 1 0 1 1
4	0 0 1 1 0	20	0 0 0 1 0
5	0 1 1 1 0	21	0 1 0 1 0
6	1 0 1 1 0	22	1 0 0 1 0
7	1 1 1 1 0	23	1 1 0 1 0
8	0 0 1 0 1	24	0 0 0 0 1
9	0 1 1 0 1	25	0 1 0 0 1
10	1 0 1 0 1	26	1 0 0 0 1
11	1 1 1 0 1	27	1 1 0 0 1
12	0 0 1 0 0	28	0 0 0 0 0
13	0 1 1 0 0	29	0 1 0 0 0
14	1 0 1 0 0	30	1 0 0 0 0
15	1 1 1 0 0	31	1 1 0 0 0
	$\begin{matrix} \nearrow & \nearrow & \uparrow & \nwarrow & \nwarrow \\ A_1 & A_0 & \overline{A_4} & \overline{A_3} & \overline{A_2} \end{matrix}$		$\begin{matrix} \nearrow & \nearrow & \uparrow & \nwarrow & \nwarrow \\ A_1 & A_0 & \overline{A_4} & \overline{A_3} & \overline{A_2} \end{matrix}$

FIG. 7e







FIG. 8

**FIG._9****FIG._10**

+

**FIG. 11**

+




FIG. 12

FIG._13




FIG._14




FIG._15

